Inventor: DORNAN, C. et al.
SN unknown/Sheet 1 of 21
Atty. Dkt.: 550-316

1 / 21

Java bytecodes
or ARM opcodes

```
6 —  Jazelle
      bytecode         ← 2
      translation
      hardware
```

ARM opcodes

```
8                    ARM opcode  — 10
                     decoder

CPSR    21   19
        J                        12          — 4
CP14 Reg

18            JE
                 20
```

FIG. 1

```
⋮
BC1
BC2          24
OP2
OP2          P#0          ⋮
BC3          P#1
BC4          P#2          BXJ
OP4          P#3
BC5          P#4          BXJ   — 26
BC6  — 22
⋮            ⋮
             P#253
             P#254        BXJ
             P#255
Java bytecode
stream                    ⋮
             Table of     256
             pointers     ARM code
                          fragments
```

FIG. 2

Inventor: DORNAN, C. et al.
SN unknown/Sheet 2 of 21
Atty. Dkt.: 550-316

2 / 21

```
                    ┌──────────────┐
                    │    Start     │
                    └──────┬───────┘
                           │
        ┌──────────────────┼────────────────────┐
     SW ┤  ┌───────────────▼──────────────┐      │
        │  │  Perform Java bytecode       │──28  │
        │  │  operation                   │      │
        │  └───────────────┬──────────────┘      │
        │                  │                     │
        │  ┌───────────────▼──────────────┐      │
        │  │ Read next Java bytecode and  │──30  │
        │  │ update Java bytecode pointer │      │
        │  │ in R14                       │      │
        │  └───────────────┬──────────────┘      │
        │                  │                     │
        │  ┌───────────────▼──────────────┐      │
        │  │ Load pointer to code fragment│──32  │
        │  │ for next Java bytecode in R12│      │
        │  └───────────────┬──────────────┘      │
        │                  │                     │
        │  ┌───────────────▼──────────────┐      │
        │  │     Execute BXJ R12          │──34  │
        │  └───────────────┬──────────────┘      │
        └──────────────────┼─────────────────────┘
```

Is Jazelle enabled? — 36

Y / N

38 — Start Jazelle bytecode translation at bytecode in R14 address

40 — Jump to execute code fragment at ARM opcode in R12 address

HW

End

SW

FIG. 3

Inventor: DORNAN, C. et al.
SN unknown/Sheet 3 of 21
Atty. Dkt.: 550-316

3 / 21

do_iadd

| LDRB | R4, [R14, #1]! | —— Load next Java bytecode and update bytecode pointer |
LDR	R1, [Rstack, #-4]!	—— POP first operand from stack
LDR	R0, [Rstack, #-4]!	—— POP second operand from stack
LDR	R12, [Rexc, R4, LSL #2]	—— Get address of code fragment for next bytecode
ADD	R0, R0, R1	—— Perform integer add
STR	R0, [Rstack], #4	—— PUSH result to stack
BXJ	R12	—— Do next bytecode in hardware/software

FIG. 4

FIG. 5

Inventor: DORNAN, C. et al.
SN unknown/Sheet 4 of 21
Atty. Dkt.: 550-316

4 / 21

```
┌─────────────────┐
│      Start      │
└─────────────────┘
         │
         ▼
┌─────────────────────────┐
│   Perform Java bytecode │
│        operation        │
└─────────────────────────┘
         │
         ▼
┌─────────────────────────┐
│ Read next Java bytecode and │
│ update Java bytecode pointer │
│         in R14          │
└─────────────────────────┘
         │
         ▼
┌─────────────────────────┐
│ Load pointer to code fragment │
│ for next Java bytecode in R12 │
└─────────────────────────┘
         │
         ▼
┌─────────────────────────┐
│      Execute BXJ R12    │
└─────────────────────────┘
         │
         ▼
┌─────────────────────────┐
│   Jump to execute code  │
│  fragment at ARM opcode in │
│        R12 address      │
└─────────────────────────┘
         │
         ▼
┌─────────────────┐
│       End       │
└─────────────────┘
```

FIG. 6

Inventor: DORNAN, C. et al.
SN unknown/Sheet 5 of 21
Atty. Dkt.: 550-316

5 / 21

Bytecode	Operation
0	Fixed 0
1	Fixed 1
⋮	⋮
201	Fixed 201
202	Fixed 202
254	Fixed 254
255	Fixed 255

Fixed bindings

Programable bindings

Fixed bindings

FIG. 7

Inventor: DORNAN, C. et al.
SN unknown/Sheet 6 of 21
Atty. Dkt.: 550-316

6 / 21

102

4-bit operation
specifying code

100

bc1	op1
bc2	op2
bc3	op3
bc4	op4
bc5	op5
bc6 ✓	*Hit	op6 ✓
bc7	op7
bc8	op8

8
Entry
CAM

4

Bytecode = bc6

op6

FIG. 8

104

106   108

Address decoder	4-bit words

Bytecode

108

106

RAM

Operation
code

FIG. 9

Inventor: DORNAN, C. et al.
SN unknown/Sheet 7 of 21
Atty. Dkt.: 550-316

7 / 21

```
                    ┌──────────┐
                    │  Start   │
                    └────┬─────┘
                         │
                         ▼
                 ┌────────────────────────┐
Initialisation   │ Clear table and set    │──── 110
                 │ translation table      │
                 │ pointer to top of table│
                 └───────────┬────────────┘
                             │
       ┌─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ┼ ─ ─ ─ ─ ─ ─ ─ ─┐
       │         ┌───────────────────────┐     │
       │         │ Receive program       │──112 │
       │         │ instruction value and │     │
       │         │ operation value to be │     │
       │         │ programmed            │     │
       │         └───────────┬───────────┘     │
       │                     │                 │
       │   114 ┌─────────────────────────┐ N   │
       │       │ Is operation value      │─────│
       │       │ supported?              │     │
       │       └───────────┬─────────────┘     │
       │                   │ Y                 │
       │       ┌───────────────────────┐  Y    │
       │  118  │ Has end of table been │───────│
       │       │ reached?              │       │
       │       └───────────┬───────────┘       │
       │                   │ N                 │
       │       ┌───────────────────────┐       │
       │       │ Write program         │       │
       │       │ instruction value and │       │
       │  120  │ operation value to    │       │
       │       │ current table position│       │
       │       └───────────┬───────────┘       │
       │       ┌───────────────────────┐       │
       │  122  │ Advance table pointer │       │
       │       │ by one position       │       │
       │       └───────────┬───────────┘       │
       └─ ─ ─ ─ ─ ─ ─ ─ ─ ─┼ ─ ─ ─ ─ ─ ─ ─ ─ ─┘
                           │
                           ▼
              ┌───────────────────────┐
        116   │ More program          │ Y
              │ instruction values to │────
              │ program?              │
              └───────────┬───────────┘
                          │ N
                    ┌─────────┐
                    │   End   │
                    └─────────┘
```

Hardware performed

FIG. 10

Inventor: DORNAN, C. et al.
SN unknown/Sheet 8 of 21
Atty. Dkt.: 550-316

8 / 21

FIG. 11

Inventor: DORNAN, C. et al.
SN unknown/Sheet 9 of 21
Atty. Dkt.: 550-316

9 / 21

VM Page 1   VM Page 2

✓   ✗

204

Aborting Fetch

200   Restart   206   202
Address

Page
Boundary

FIG. 12

$(PA (Half1) = False) \text{ AND } (PA (Half2) = True)$

AND

$(\ ((Number\ of\ operands = 1) \text{ AND } (bcadd [1:0] = 11))$
$\text{OR } ((Number\ of\ operands = 2) \text{ AND } (bcadd [1] = 1)))$

FIG. 14

Inventor: DORNAN, C. et al.
SN unknown/Sheet 10 of 21
Atty. Dkt.: 550-316

FIG. 13

Inventor: DORNAN, C. et al.
SN unknown/Sheet 11 of 21
Atty. Dkt.: 550-316

11 / 21

Jump to
support code

256
Bytecode
emulation
pointers

Emulation O

Bytecode
exception
pointers

Bytecode
prefetch
abort

236

FIG.15

Inventor: DORNAN, C. et al.
SN unknown/Sheet 12 of 21
Atty. Dkt.: 550-316

12 / 21

```
                    ┌─────────────┐
                    │    Start    │
                    └──────┬──────┘
                           │
                           ▼
            N   ┌──────────────────────────┐
          ◄─────│ Is logical expression of │──── 238
          │     │   Figure 14 true?        │
          │     └──────────┬───────────────┘
          │                │ Y
          │                │
          │                ▼
          │     ┌──────────────────────────┐
          │     │ Trigger bytecode prefetch │──── 246
          │     │     abort exception       │
          │     └──────────┬───────────────┘
          │                │
          │                ▼
          │     ┌──────────────────────────┐
          │     │ Identify bytecode         │──── 248
          │     │ instruction in first byte │
          │     └──────────┬───────────────┘
          │                │
          │                ▼
          │     ┌──────────────────────────┐
          │     │ Emulate identified        │
          │     │ bytecode using ARM code   │──── 250
          │     │ fragment routine          │
          │     └──────────┬───────────────┘
          │                │
          └────────────────┤
                           ▼
                    ┌─────────────┐
                    │     End     │
                    └─────────────┘
```

FIG. 16

Inventor: DORNAN, C. et al.
SN unknown/Sheet 13 of 21
Atty. Dkt.: 550-316

13 / 21

FIG. 17

FIG. 18

Inventor: DORNAN, C. et al.
SN unknown/Sheet 14 of 21
Atty. Dkt.: 550-316

14 / 21

```
                    ┌─────────────┐
                    │    Start    │
                    └─────────────┘
                           │
          ┌────────────────▼──────────────┐
   N      │        Process switch?        │── 332
   ◄──────│                               │
          └────────────────┬──────────────┘
                           │ Y
          ┌────────────────▼──────────────┐
   N      │      Does new process use     │── 334
   ◄──────│           Jazelle?            │
          └────────────────┬──────────────┘
                           │ Y
          ┌────────────────▼──────────────┐
          │    Is new process same as     │── 338
          │     stored current owner?     │── Y ──┐
          └────────────────┬──────────────┘       │
                           │ N                     │
          ┌────────────────▼──────────────┐       │
          │      Set invalid Jazelle      │── 340  │
          │   configuration valid flag    │        │
          └────────────────┬──────────────┘        │
                           │                        │
          ┌────────────────▼──────────────┐        │
          │     Set new process as stored │── 342  │
          │        current owner          │        │
          └────────────────┬──────────────┘        │
                           │                        │
   ┌───────────────┐       │      ┌───────────────┐ │
336─│Disable Jazelle│      └──────│ Enable Jazelle│─┘── 337
   └───────┬───────┘             └───────┬───────┘
           └─────────────┬───────────────┘
                         │
          ┌──────────────▼───────────────┐
          │  Transfer execution to a new │── 339
          │           process            │
          └──────────────┬───────────────┘
                         │
                   ┌─────▼─────┐
                   │    End    │
                   └───────────┘
```

FIG. 19

Inventor: DORNAN, C. et al.
SN unknown/Sheet 15 of 21
Atty. Dkt.: 550-316

15 / 21

```
                                    ┌──────────┐
                                    │  Start   │
                                    └──────────┘
                                          │
                                          ▼                        N
                        ┌─────────────────────────────┐      ┌──────
                344 ────│   Java bytecode received to  │◄─────┘
                        │          execute             │
                        └─────────────────────────────┘
                                          │
                                          ▼
            346 ──┐     ┌─────────────────────────────┐
                        │  Jazelle configuration valid flag │
                        │          is valid?               │
                        └─────────────────────────────┘
                     Y  │                              │  N
                        ▼                              ▼
              ┌──────────────────┐          ┌──────────────────┐
              │  Execute received│          │  Set valid Jazelle│
              │  Java bytecode   │── 348    350 ─│  configuration   │
              │                  │          │  valid flag       │
              └──────────────────┘          └──────────────────┘
                        │                              │
                        ▼                              ▼
                   ┌────────┐              ┌──────────────────┐
                   │  End   │              │    Trigger       │
                   └────────┘         352 ─│  configuration   │
                                           │  invalid Jazelle │
                                           │    exception     │
                                           └──────────────────┘
```

Hardware

Software

Execute ARM code of configuration invalid Jazelle exception including writing required Jazelle configuration data for current JVM to Jazelle — 354

Jump back into Java bytecode program so as to re-attempt execution of the original bytecode — 356

FIG. 20

Inventor: DORNAN, C. et al.
SN unknown/Sheet 16 of 21
Atty. Dkt.: 550-316

16 / 21

```
+----------------+          +------------------+
|                |          |                  |
|  Figure 1      |------|   | Floating Point   |      FIG. 21
|                |          | Subsystem        |
|                |          |                  |
|                |          +------------------+
+----------------+
```

```
+----------------+          +------------------+
|                |          |                  |
|  Figure 1      |------|   | Floating Point   |      FIG. 22
|                |          | Subsystem        |
|                |          |                  |
|                |          |  +---------+     |
|                |          |  |         |     | <------- Floating Point Operation Register
|                |          |  +---------+     |
|                |          |  +-+           |
|                |      |---|  | |  | <--------------- Unhandled Operation State Flag
|                |          |  +-+           |
|                |          +------------------+
+----------------+
```

Single precision		Double precision	
fadd	FADDS Sd, Sn, Sm	dadd	FADDD Dd, Dn, Dm
fsub	FSUBS Sd, Sn, Sm	dsub	FSUBD Dd, Dn, Dm
fmul	FMULS Sd, Sn, Sm	dmul	FMULD Dd, Dn, Dm
fdiv	FDIVS Sd, Sn, Sm	ddiv	FDIVD Dd, Dn, Dm
frem	Not implemented in HW	drem	Not implemented in HW
fneg	FNEGS Sd, Sm	dneg	FNEGD Dd, Dm
f2d	FCVTDS Dd, Sm	d2f	FCVTSD Sd, Dm
f2i	FTOSIZS Sd, Sm	d2i	FTOSIZD Sd, Dm
f2l	Not implemented in HW	d2l	Not implemented in HW
i2f	FSITOS Sd, Sm	i2d	FSITOD Dd, Sm
l2f	Not implemented in HW	l2d	Not implemented in HW
fcmpl	FCMPS/FMSTAT	dcmpl	FCMPD/FMSTAT
fcmpg	FCMPS/FMSTAT	dcmpg	FCMPD/FMSTAT

FIG. 23

```
dmul
        FMULD    D1, D2, D1
dcmpg
        FCMPD    D0, D1
        FMSTAT
        MVNMI    R0, #0
        MOVEQ    R0, #0
        MOVGT    R0, #1
<next Java bytecode>
```

FIG. 24

Inventor: DORNAN, C. et al.
SN unknown/Sheet 17 of 21
Atty. Dkt.: 550-316

17 / 21

```
FMULD   D1, D2, D1              ; Causes unhandled operation
FCMPD   D0, D1                  ; Unhandled operation signalled here
        |
        +---------------------+
          To ARM state to     |        ; unhandled operation handler executes
          emulate byte code   |        ; VFP read status instruction to
                    FMRX Rd, FPSCR    ; trigger VFP exception handling
                              |        ; if unhandled operation state flag
                              |        ; is set
                    +-----------------------+
          Unhandled operation state flag is      |
          set so perform VFP exception handling  |
                                                 |
                    <Read Floating Point Operation Register>
                    <Emulate FMULD tos-1, tos, tos-1 in SW>
                    <Clear Unhandled Operation State Flag>
                                          |
                    +-----------------------+
                    | Return to unhandled operation handler
          <Re-attempt execution of FMRX Rd, FPSCR instruction,
          without triggering VFP exception handling this time>


          <Flush Java stack to memory>

          LDRB    R4, [R14]               ; Load bytecode which triggered
                                          ; unhandled operation
          LDR     R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                                          ; to emulate 'dcmpg' instruction
          BX      R12                     ; Branch to code fragment.
                          |               ; Note use of BX rather than
                          |               ; BXJ because we do not want
                          |               ; this to be executed in HW
                          V
          Branch to dcmpg emulation code
                          |
                          V


          LDRB    R4, [R14, #1]!          ; Load next Java bytecode
                                          ; and update bytecode pointer
          FLDD    D1, [Rstack, #-8]!      ; Pop first operand from stack
                                          ; 1 Double = 2 stack words
          FLDD    D0, [Rstack, #-8]!      ; Pop second operand from stack
                                          ; 1 Double = 2 stack words
          LDR     R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                                          ; for next bytecode
          FCMPD   D0, D1                  ; Compare the 2 doubles
          FMSTAT                          ; Read result of compare
          MVNMI   R0, #0                  ; Result = -1 if <
          MOVEQ   R0, #0                  ; Result = 0 if =
          MOVGT   R0, #1                  ; Result = 1 if >
          STR     R0, [Rstack], #4        ; Push result to stack
          BXJ     R12                     ; Do next bytecode in
                                          ; hardware/software
```

FIG. 25

Inventor: DORNAN, C. et al.
SN unknown/Sheet 18 of 21
Atty. Dkt.: 550-316

18 / 21

```
+----------------+          +--------------------------------+
|                |          |                                |
| Figure 1       |------|   | Floating Point                 |
|                |      |   | Subsystem                      |
|                |      |   |                                |
|                |      |   | +--------------------------+   |
|                |      |   | |FMULD tos-1, tos, tos-1 |  | <--- Floating Point
|                |      |   | +--------------------------+   |   Operation Register
|                |      |   | +-+                            |
|                |------|   | |1| <------------------------- Unhandled Operation
|                |      |   | +-+                            |   State Flag
|                |      |   +--------------------------------+
+----------------+          
```

FIG. 26

```
+----------------+          +--------------------------------+
|                |          |                                |
| Figure 1       |------|   | Floating Point                 |
|                |      |   | Subsystem                      |
|                |      |   |                                |
|                |      |   | +--------------------------+   |
|                |      |   | |FCMPD tos-1, tos       |  | <--- Floating Point
|                |      |   | +--------------------------+   |   Operation Register
|                |      |   | +-+                            |
|                |------|   | |1| <------------------------- Unhandled Operation
|                |      |   | +-+                            |   State Flag
|                |      |   +--------------------------------+
+----------------+          
```

FIG. 28

Inventor: DORNAN, C. et al.
SN unknown/Sheet 19 of 21
Atty. Dkt.: 550-316

19 / 21

```
FMULD    D1, D2, D1                  ; Executes as normal
FCMPD    D0, D1                      ; Causes unhandled operation
FMSTAT                               ; Unhandled operation signalled here
         |
         +---------------------+
           To ARM state to     |        ; unhandled operation handler executes
           emulate byte code   |        ; VFP read status instruction to
                        FMRX Rd, FPSCR  ; trigger VFP exception handling
                               |        ; if unhandled operation state flag
                               |        ; is set
                        +-------------------------+
            Unhandled operation state flag is     |
            set so perform VFP exception handling |
                                                  |
                        <Read Floating Point Operation Register>
                        <Emulate FCMPD tos-1, tos>
                        <Clear Unhandled Operation State Flag>
                                                  |
                        +-------------------------+
                        | Return to unhandled operation handler
            <Re-attempt execution of FMRX Rd, FPSCR instruction,
            without triggering VFP exception this time>


            <Flush Java stack to memory>

            LDRB    R4, [R14]                 ; Load bytecode which triggered
                                              ; unhandled operation
            LDR     R12, [Rexc, R4, LSL #2]   ; Get address of code fragment
                                              ; to emulate 'dcmpg' instruction
            BX      R12                       ; Branch to code fragment.
                     |                        ; Note use of BX rather than
                     |                        ; BXJ because we do not want
                     |                        ; this to be executed in HW
                     V
            Branch to dcmpg emulation code
                     |
                     V

            LDRB    R4, [R14, #1]!            ; Load next Java bytecode
                                             ; and update bytecode pointer
            FLDD    D1, [Rstack, #-8]!       ; Pop first operand from stack
                                             ; 1 Double = 2 stack words
            FLDD    D0, [Rstack, #-8]!       ; Pop second operand from stack
                                             ; 1 Double = 2 stack words
            LDR     R12, [Rexc, R4, LSL #2]  ; Get address of code fragment
                                             ; for next bytecode
            FMULD   D0, D0, D1               ; Retry the multiply, This will
                                             ; encounter the same problem as
                                             ; before, detected precisely,
                                             ; but executing ARM instructions
                                             ; rather than bytecodes. The VFP
                                             ; exception handler can handle
                                             ; this without problems
            FSTD    D0, [Rstack], #8         ; Push result, 2 words
            BXJ     R12                      ; Do next bytecode (dcmpg) in
                                             ; hardware/software
```

FIG. 27

Inventor: DORNAN, C. et al.
SN unknown/Sheet 20 of 21
Atty. Dkt.: 550-316

20 / 21

```
FMULD  D1, D2, D1              ; Causes and signals unhandled operation
       |
  +--------------------------+
  To ARM state to            |            ; unhandled operation handler executes
  emulate byte code          |            ; VFP read status instruction to
                     FMRX Rd, FPSCR        ; trigger VFP exception handling
                             |            ; if unhandled operation state flag
                             |            ; is set. Since with precise unhandled
                             |            ; operation detectection there is no
                             |            ; unhandled operation state flag the
                             |            ; VFP exception handling will never
                             |            ; be triggered
                             |
               <Flush Java stack to memory>

       LDRB    R4, [R14]                  ; Load bytecode which triggered
                                          ; unhandled operation
       LDR     R12, [Rexc, R4, LSL #2]    ; Get address of code fragment
                                          ; to emulate 'dmul' instruction
       BX      R12                        ; Branch to code fragment.
                |                         ; Note use of BX rather than
                |                         ; BXJ because we do not want
                |                         ; this to be executed in HW
                V
       Branch to dmul emulation code
                |
                V

       LDRB    R4, [R14, #1]!             ; Load next Java bytecode
                                          ; and update bytecode pointer
       FLDD    D1, [Rstack, #-8]!         ; Pop first operand from stack
                                          ; 1 Double = 2 stack words
       FLDD    D0, [Rstack, #-8]!         ; Pop second operand from stack
                                          ; 1 Double = 2 stack words
       LDR     R12, [Rexc, R4, LSL #2]    ; Get address of code fragment
                                          ; for next bytecode (dcmpg)
       FMULD   D0, D0, D1                 ; Retry the multiply. This will
                                          ; encounter the same problem as
                                          ; before, detected precisely,
                                          ; but executing ARM instructions
                                          ; rather than bytecodes. The VFP
                                          ; exception handler can handle
                                          ; this without problems.
       FSTD    D0, [Rstack], #8           ; Push result, 2 words
       BXJ     R12                        ; Do next bytecode (dcmpg) in
                                          ; hardware/software
```

FIG. 29

Inventor: DORNAN, C. et al.
SN unknown/Sheet 21 of 21
Atty. Dkt.: 550-316

21 / 21

```
FMULD  D1, D2, D1
FCMPD  D0, D1                              ; Causes and signals unhandled operation
        |
        +---------------------------+
     To ARM state to                |        ; unhandled operation handler executes
     emulate byte code              |        ; VFP read status instruction to
                           FMRX Rd, FPSCR    ; trigger VFP exception handling
                                    |        ; if unhandled operation state flag
                                    |        ; is set. Since with precise unhandled
                                    |        ; operation detectection there is no
                                    |        ; unhandled operation state flag the
                                    |        ; VFP exception handling will never
                                    |        ; be triggered
     <Flush Java stack to memory>

        LDRB    R4, [R14]                    ; Load bytecode which triggered
                                             ; unhandled operation
        LDR     R12, [Rexc, R4, LSL #2]      ; Get address of code fragment
                                             ; to emulate 'dcmpg' instruction
        BX      R12                          ; Branch to code fragment.
                 |                           ; Note use of BX rather than
                 |                           ; BXJ because we do not want
                 |                           ; this to be executed in HW
                 V
     Branch to dcmpg emulation code
                 |
                 V

        LDRB    R4, [R14, #1]!               ; Load next Java bytecode
                                             ; and update bytecode pointer
        FLDD    D1, [Rstack, #-8]!           ; Pop first operand from stack
                                             ; 1 Double = 2 stack words
        FLDD    D0, [Rstack, #-8]!           ; Pop second operand from stack
                                             ; 1 Double = 2 stack words
        LDR     R12, [Rexc, R4, LSL #2]      ; Get address of code fragment
                                             ; for next bytecode
        FCMPD   D0, D1                       ; Retry the comparison. This will
                                             ; encounter the same problem as
                                             ; before, detected precisely,
                                             ; but executing ARM instructions
                                             ; rather than bytecodes. The VFP
                                             ; exception handler can handle
                                             ; this without problems
        FMSTAT                               ; Read result of compare
        MVNMI   R0, #0                       ; Result = -1 if <
        MOVEQ   R0, #0                       ; Result = 0 if =
        MOVGT   R0, #1                       ; Result = 1 if >
        STR     R0, [Rstack], #4             ; Push result to stack
        BXJ     R12                          ; Do next bytecode in
                                             ; hardware/software
```

FIG. 30